

1 SYSTEM AND METHOD FOR CHIP TESTING

2
3 BACKGROUND OF THE INVENTION

4 1. Field of the Invention

5 The present invention relates generally to systems and methods for testing silicon
6 wafers, and more particularly for chip testing .

7 2. Discussion of Background Art

8 Currently there are two major types of silicon chip testers: logic testers and
9 memory testers. Both types of testers include very specialized routines for performing
10 high throughput chip testing. However, chip testing has become much more complex
11 with the advent and popularity of modern System On a Chip (SOC) designs. SOC
12 designs incorporate both logic and memory circuitry. Since memory testers are not
13 capable of testing logical circuitry, manufactures have been forced to use logic testers for
14 testing the SOC's. Unfortunately, since logic testers were never intended to test chips
15 with large memory arrays, test routines within the logic testers have become awkwardly
16 complex as test engineers have tried to program them to test such memory arrays. Such
17 barriers often discourage some SOC designers and manufacturers from incorporating
18 embedded memory, such as DRAM into their designs in order to keep costs down, even
19 though embedding DRAM into the design would have otherwise resulted in a
20 significantly higher chip performance.

21 In an attempt to address these problems, some manufacturers have added Built-In-
22 Self-Test (BIST) circuits to their chip designs. While BIST circuits enable the chip to
23 perform testing on itself, the silicon resources necessary to build these BIST circuits on
24 the chip adds significant complexity to the chip and taking away silicon resources that

09892291.062601
T09290" T6226860

1 could otherwise have been reallocated. Furthermore, most BIST circuits only generate
2 and transmit out a pass/fail signal which by itself provides no detailed information which
3 could enable these manufacturers to repair the chip, by such techniques as redundancy
4 allocation, without again performing a conventional logic and/or memory array test with a
5 logic tester as described above. Redundancy allocation is a process of repairing failed on-
6 chip circuits using a system of redundant on-chip circuitry and fusible links.

7 Other BIST circuits, such as the one described in U.S. Patent No. US6230290,
8 assigned to IBM Corporation, etch a ROM and complicated BIST circuitry on the chip.
9 The ROM contains a fixed micro-code, however, has several limitations. First the micro-
10 code can not be modified once burned in ROM. Second, the micro-code executed test
11 routines are rigid and un-modifiable. Third, the ROM and BIST circuitry together are
12 almost equivalent to a second CPU/SOC design in themselves, which requires a
13 significant customized design effort in itself, as well as significant silicon resources.

14 Some other BIST circuits, which fall into one of the two categories above, are
15 described in “A configurable DRAM macro design for 2112 derivative organizations to
16 be synthesized using a memory generator,” by T. Yabe et al., in ISSCC digest technical
17 paper, Feb. 1998, pp. 72-73; “An ASIC library granulate DRAM macro with built-in self
18 test,” by J. Dreibelbis et al., in ISSCC digest technical papers, Feb. 1998, pp 74-75; and
19 “An embedded DRAM Hybrid Macro with Auto Signal management and Enhanced-on-
20 chip tester,” by N. Watanabe et al, in ISSCC digest technical papers, Feb, 2001, pp 388-
21 389.

Also, since memory defects are very much foundry sensitive, none of the above described BIST algorithms can be universally applied to a large number of logic and/or memory chips, which each currently require unique, customized, and rigid conventional

1 The system and method of the present invention are particularly advantageous
2 over the prior art because an innovative and universal BIST circuit is designed to be
3 completely configurable and to transmit detailed failure information off-chip, under
4 command of a simple and inexpensive personal computer (PC). Thus the present
5 invention replaces very expensive and difficult to use logic testing devices, and is
6 particularly useful when testing system on a chip designs.

7

8 These and other aspects of the invention will be recognized by those skilled in the
9 art upon review of the detailed description, drawings, and claims set forth below.

10

00002291.062601
T09290"16226860

1
2
3
4
5
6
7
8
9

2
3

4

5
6

7
8

1 DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENT

2 Figure 1 is a block diagram of an embodiment of a system 100 for testing an
3 embedded memory array. The system 100 includes a chip under test 102, a chip test
4 board 104 and a computer tester 106. The chip 102 is an integrated circuit preferably
5 tested while still a part of an intact silicon wafer 108 and is in communication with the
6 test board 104 through conventional wafer probes 110. The computer 106 is preferably a
7 conventional computer operating a set of chip testing software, but in an alternative
8 embodiment, can be replaced by a logic tester. The chip 102 and computer 106 exchange
9 messages via a communications link 112. The communication link 112 is preferably
10 passes the messages according to one of several conventional serial bus protocols, such as
11 JTAG (IEEE 1149.1), RS-232, I2C, SMBus, Universal Serial Bus (USB) 1.1 or 2.0,
12 Firewire (IEEE 1394), or others. The message is preferably sent serially so as to
13 minimize chip complexity and thus minimize chip costs. Those skilled in the art however
14 recognize other message formats and protocols could alternatively be used.

15 The chip under test 102 includes a Built In Self Test (BIST) module 114, a
16 communications module 116, a memory array 118, and a logic block 120. The BIST
17 module 114 performs testing on the memory array 118. The communications module 116
18 receives test and memory array repair commands from the computer 106 and transmits
19 test results to the computer 106 over the communications link 112. The memory array
20 118 can be of any type and may include redundant and/or repairable memory address.
21 The logic block 120 includes conventional control circuitry for accessing the memory
22 array 118.

1 Figure 2 is a functional diagram 200 of the BIST module 114 within the system
2 100, and Figure 3 is a flowchart of a method 300 for testing memory addresses within the
3 memory array 118. Figures 2 and 3 are both discussed together. The BIST module 114
4 includes a module controller 202, a configurable test algorithm sequencer 204, an
5 Address and Data Pattern Generator (ADPG) 206, an output data comparator 208, and a
6 failed address information buffer 210. The controller 202 provides necessary overhead
7 signaling necessary to operate the BIST module 114. The BIST module 114 may also
8 include various simple address counters and control switches. Overall, the BIST module
9 114 is intended to be a universal circuit which can be embedded within any logic chip,
10 memory array, SOC, or other device, and independent of which foundry and/or
11 production line manufactures the chip 102.

12 The algorithm sequencer 204 preferably contains a set of built-in or default test
13 algorithms which are automatically activated when power is applied to the chip 102, in
14 step 302. After these built-in or default algorithms have executed, the sequencer 204 can
15 receive additional algorithm set-up information and/or control codes transmitted over the
16 communications link 112 from the computer 106. The set-up information and/or codes
17 enables the BIST 114 to vary test coverage by uniquely reconfiguring the test algorithms
18 depending upon whether a logic chip, a memory array, a SOC, or any other device under
19 test, and based on the foundry or production line of the chip 102. The test algorithms can
20 be set-up in either in a default sequence or as a set of discrete tests.

21 In step 304, the ADPG 206 generates a set of test patterns/vectors in accordance
22 with the algorithms operating within the sequencer 204. The test patterns specify sets of
23 data to be written to addresses within the memory array 118.

1 To minimize data transmitted over the communications link 112, only the address
2 which failed testing, and those bit locations within the address which failed, need be sent
3 to the computer 106 in order to perform basic yield analysis. Data transmitted over the
4 link 112 can also be minimized by comparing subsequent failed data patterns in the buffer
5 210 with previous failed data patterns, and if equivalent the failed data patterns need not
6 be retransmitted to the computer 106, so that there will be no repeated ones inside the
7 buffer 210.

8 During initial prototype testing of the chip 102, testing of the chip 102 continues
9 regardless of a number of failed addresses detected so that a bitmap can be re-constructed
10 for a failure/yield analysis. However, during high production run manufacturing of the
11 chip 102, the buffer's 210 size is preferably set equal to a number of address redundancies
12 within the chip 102, so that, in step 320, if more than the number of memory address
13 failures are detected, the controller 202 halts all testing and sets a flag which informs the
14 computer 106 that the memory array 118 has too many failed addresses to be repaired. In
15 such a situation, the chip 102 has more failed addresses than can be repaired.

16
17 Figure 4 is a data structure 400 for transmitting the failed memory information
18 over the communications link 112 to the computer 106. The data structure 400 includes a
19 header field 402, a failed address length field 404, a failed address field 406, a failed data
20 length field 408, a data written field 410, a data read-out field 412, and a failed bit
21 locations field 414. As mentioned above, the data written field 410 and the data read-out
22 field 412 need not necessarily be transmitted back to the computer 106. Other fields
23 similarly may or may not be transmitted, depending upon the bit-map, yield analysis, and
24 redundancy allocation programs running on the computer 106.

1 Upon receipt of the failed address information, the computer 106 preferably re-
2 constructs a bit-map, identifying all of the failed addresses and bit locations so that a yield
3 analysis can be performed. The computer 106 also executes a redundancy allocation
4 algorithm which generates a fuse map for repairing the failed addresses and/or bit
5 locations, using conventional laser repair or bypass fuse techniques.

6 Those skilled in the art will also recognize that functionality within the
7 communication module 116 can be selectively re-distributed, in whole or in part, from the
8 BIST module 114 to either the computer 106 or the test board 104, so that silicon
9 resources on the chip 102 may be conserved.

10

11 While one or more embodiments of the present invention have been described,
12 those skilled in the art will recognize that various modifications may be made. Variations
13 upon and modifications to these embodiments are provided by the present invention,
14 which is limited only by the following claims.